EDN fails tiek izmantots, lai vieta un maršrutu. Lai to izdarītu pastu sintēzi simulācijas, Jums nepieciešams konfigurēt sintezators ar rezultātu VHDL vai Verilog fails, kuru varat izmantot tieši jūsu testbench.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
