Kā likt FIFO blokā aunu?

Thread starter fa1364
Start date Jul 1, 2010

Jul 1, 2010

#1

F

fa1364

Guest

Hi.
Es esmu uzrakstījis FIFO ar Verilog un es gribētu teikt manu sintezators (synplify) īstenot FIFO blokā ram.
ko man darīt?

You must log in or register to reply here.

Share:

Facebook X (Twitter) Reddit Pinterest Tumblr WhatsApp Email Link

Welcome to EDABoard.com

Sponsor

This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.

Accept Learn more…

Top